Preview

Boolean Minimizer

Good Essays
Open Document
Open Document
2048 Words
Grammar
Grammar
Plagiarism
Plagiarism
Writing
Writing
Score
Score
Boolean Minimizer
R .Mohana Ranga Rao - (IJAEST) INTERNATIONAL JOURNAL OF ADVANCED ENGINEERING SCIENCES AND TECHNOLOGIES Vol No. 3, Issue No. 1, 012 - 014

An Innovative procedure to minimize Boolean function
R .Mohana Ranga Rao Department of Electronics and communication Engineering KITE college of Professional engineering sciences, JNTUH Shabad,India e-mail: mohana_rangarao@yahoo.co.in

Keywords- Boolean Function, Simplification, M-terms, Quine McCluskey, Face value

I.

INTRODUCTION

IJ
ISSN: 2230-7818

Boolean function minimization using M-terms is a modified Quine-McCluskey [4] [6] method; it is a very simple and systematic technique for minimizing Boolean functions. Why do we want to minimize a Boolean expression? By simplifying the logic function we can reduce the original number of digital components (gates) required to implement digital circuits. Therefore by reducing the number of gates, the chip size and the cost will be reduced, and the speed will be increased. Logic minimization uses a variety of techniques to obtain the simplest gate-level implementation of a logic function.

A

The heart of digital logic design is the Boolean algebra (Boole, 1954)[2].A few decades later C.E.Shannon showed how the Boolean algebra can be used in the design of digital circuits(Shannon,1938)[7].Using Boolean laws It is possible to minimize digital logic circuits(Huntington,1904).Since minimization with the use of Boolean laws is not systematic nor suitable for computer implementation, a number of algorithms were proposed in order to overcome the implementation issue. Karnaugh [3] proposed a technique for simplifying Boolean expressions using an elegant visual technique, which is actually a modified truth table intended to allow minimal sum-of-

@ 2011 http://www.ijaest.iserp.org. All rights Reserved.

ES
II.

Abstract— In this paper a simplification technique is introduced to minimize a Boolean function. Karnaugh map (K-map) and Quine-McCluskey methods are well

You May Also Find These Documents Helpful

  • Satisfactory Essays

    Nt1330 Unit 9 Quiz

    • 1332 Words
    • 6 Pages

    Any problem that can be solved by building circuitry (AND, OR, NOT, XOR circuits) can also be solved by implementing the solution in a computer program.…

    • 1332 Words
    • 6 Pages
    Satisfactory Essays
  • Satisfactory Essays

    Quiz Comp Archi

    • 438 Words
    • 3 Pages

    6) What are combinational logic gates? Please draw the symbol, circuit schematic and truth table for the following gates:…

    • 438 Words
    • 3 Pages
    Satisfactory Essays
  • Satisfactory Essays

    ECT114 Week3 Homework

    • 1022 Words
    • 15 Pages

    These are the automatically computed results of your exam. Grades for essay questions, and comments from your instructor, are in the "Details" section below.…

    • 1022 Words
    • 15 Pages
    Satisfactory Essays
  • Good Essays

    Compter Science

    • 819 Words
    • 4 Pages

    truth table construction, subexpression construction using AND and NOT gates, subexpression combination using OR gates, circuit diagram production…

    • 819 Words
    • 4 Pages
    Good Essays
  • Good Essays

    WFV1 Notes

    • 4474 Words
    • 16 Pages

    Keyword searches…operators Internet Business Associate v2.0, Lesson 6: Databases and Web Search Engines, section "Boolean Operators."…

    • 4474 Words
    • 16 Pages
    Good Essays
  • Powerful Essays

    Digital Design Flow Options

    • 5497 Words
    • 22 Pages

    transistors) consumes a considerable amount of time to design. The digital part of the chip (probably containing tens of thousands to a million transistors) needs to be developed in a relatively short period of time. Thus design team needs to place a few thousand gates quickly and reliably. To support this, the choice of CAD tools becomes critical. A good CAD tool can drastically reduce the time required to design a large digital block. The scope of this thesis is to search for an optimal digital design flow. The aim is to use a set of commercial and open sourced tools and bring digital logic design to such a stage that the…

    • 5497 Words
    • 22 Pages
    Powerful Essays
  • Satisfactory Essays

    Booth Multiplier

    • 1627 Words
    • 7 Pages

    A gate level implementation was designed and simulated as a reference design. A 100ps inverter delay was assumed in the Verilog functional description of the logic primitives. Using logical effort the delays of the remaining primitives were approximated. A detailed description of the original gate level design along with explainations of the Booth algorithm, the architecture, the logic equations used for this design, and other background information can be found in the following reports: Lab 3 Part II: Gate Level Booth Multiplier and Lab 3 Parts I&III: Logic Primitives.…

    • 1627 Words
    • 7 Pages
    Satisfactory Essays
  • Better Essays

    Karnaugh Map

    • 1639 Words
    • 7 Pages

    Karnaugh maps are used to facilitate the simplification of Boolean algebra functions. The following is an unsimplified Boolean Algebra function with Boolean variables A, B, C, D, and their inverses. They can be represented in two different notations:…

    • 1639 Words
    • 7 Pages
    Better Essays
  • Good Essays

    De Morgan's Theorem

    • 485 Words
    • 2 Pages

    De Morgan’s theorem is used to simplify a lot expression of complicated logic gates. For example, (A + (BC)')'. The parentheses symbol is used in the example.…

    • 485 Words
    • 2 Pages
    Good Essays
  • Good Essays

    Boolean is a data type which has two values, usually true and false. With search engines, Boolean is used to get better search results. If ‘AND’ is in the search, it will find all the words either side…

    • 1449 Words
    • 5 Pages
    Good Essays
  • Satisfactory Essays

    Simplifying logic circuit Minimization using Karnaugh map Using Karnaugh map to obtain simplified SOP and POS expression Five-variable Karnaugh map…

    • 3354 Words
    • 14 Pages
    Satisfactory Essays
  • Satisfactory Essays

    Intrlligent Systems

    • 259 Words
    • 2 Pages

     Who thinks it will rain tomorrow?  What is the forecast?  What will you answer next week?…

    • 259 Words
    • 2 Pages
    Satisfactory Essays
  • Powerful Essays

    Cupl

    • 10116 Words
    • 41 Pages

    A TMEL – WinCUPL ............................................................ USER’S MANUAL 2 Table of Contents Section 1 Introduction to Programmable Logic ................................................ 1-1 1.1 What is Programmable Logic? ................................................ 1-1 1.2 Device Technologies and Packaging ...................................... 1-6 1.3 Programming Logic Devices ................................................... 1-7 1.4 Functionally Testing Logic Devices ......................................... 1-7 Section 2 Designing with the CUPL™ Language ............................................. 2-1 2.1 Declaration of Language Elements ......................................... 2-1 2.2 Usage of the Language Syntax ............................................... 2-2 2.3 Advanced Language Syntax ................................................. 2-14 Section 3 Using the CUPL Compiler ............................................................... 3-1 3.1 About The Compiler ................................................................ 3-1 3.2 Output File Format Descriptions .............................................. 3-6 Section 4 CUPL Tutorial .................................................................................. 4-1 4.1 Tutorial for Gates .................................................................... 4-1 4.2 Tutorial for COUNT10 ............................................................. 4-3 4.3 Tutorial for SQUARE.PLD ....................................................... 4-5 Section 5 CUPL Software Features ................................................................. 5-1 5.1 CUPL - PALexpert ................................................................... 5-1 5.2 CUPL - PLDmaster .................................................................. 5-1 5.3 CUPL - Total Designer ............................................................ 5-1 5.4 CUPL -…

    • 10116 Words
    • 41 Pages
    Powerful Essays
  • Satisfactory Essays

    Boolean Functions

    • 1330 Words
    • 17 Pages

    • A binary variable is one that can only take the values 0 or 1.…

    • 1330 Words
    • 17 Pages
    Satisfactory Essays
  • Good Essays

    Wedding Dance

    • 979 Words
    • 4 Pages

    A Karnaugh map (K-map) is a pictorial method used to minimize Boolean expressions without having to use Boolean algebra theorems and equation manipulations. A K-map can be thought of as a special version of a truth table .…

    • 979 Words
    • 4 Pages
    Good Essays