Preview

Managing contention for Shared Resources on Multicore Processors

Powerful Essays
Open Document
Open Document
1554 Words
Grammar
Grammar
Plagiarism
Plagiarism
Writing
Writing
Score
Score
Managing contention for Shared Resources on Multicore Processors
Running Head: MULTICORE PROCESSORS

Case Study 3: Managing Contention for Shared Resources on Multicore Processors

Strayer University
Instructor: Dr. Kegan Samuel
CIS 512 Advanced Computer Architecture
November 30, 2013

Abstract
This “Case Study” cover information on computer systems with multicore processors which can increase performance by running applications of various types (models) and methods. This paper focuses on applications using distributed architecture, cache contention, prefetching hardware and more. Current and future contentions are discussed. Managing contention for shared resources on multicore processors are discussed in this assignment. Explanations given for causes of contention. Discussion of the author’s testing of applications, building of prototypes and more. The discussion of architecture software and hardware as well as methods to avoid and other alternatives and solutions (Fedorova, Blagodurov & Zhuravlev, 2006; 2009).

Estimate the authors’ findings. The findings of the author’s will be listed below and they are based on the groups from the three test that the authors performed, in which they ran group applications several times on three different schedules and every time with two pairings that shared a memory domain. The pairs consisted of the following Soplex and Sphinx was ran in a memory domain, while Gamess and Namd shared another memory domain and then Sphinx was paired with Namd, and Soplex was paired and ran with Gamess together. Then a contrast was done on each application with its worst performance, in which the performance levels indicated in the terms of percentage and degradation from solo execution times and the bottom line or the test of the applications is that the lower the numbers, the better the performance (Fedorova, Blagodurov & Zhuravlev, 2006; 2009).
Analyze the schedule that the authors used to test the applications using a distributed architecture.



References: Fedora, A., Blagodurov, S., and Zhuravlev, S., (2006; 2009). Acmqueue: Managing Contention for Shared Resources on Multicore Processor. Retrieved from: Suh, G., Devdas, S., Rudolph, L. (2002). A new memory monitoring scheme for memory-aware scheduling and partitioning. In Proceedings of the Eighth International Symposium on High-performance Computer Architecture, p.117. Tam, D., Azimi, R. and Stumm, M. (2007). Thread clustering sharing-aware scheduling on SMP-CMP-SMY multiprocessors. On Proceeding of the 2nd ACM SICOPS/EuroSys European Conference on Computer Systems, pp. 47-58. Retrieved from:

You May Also Find These Documents Helpful

  • Good Essays

    Some OS routines directly support application programs as they run and thus must be resident. Other transient routines are stored on disk and read into memory only when needed. Fixed-length partitions can also be used to allocate the set amount of memory that a particular program needs to run. Under dynamic memory management, the transient area is treated as a pool of unstructured free space. When the system decides to load a particular program, a region of memory just sufficient to hold the program is allocated from the pool. Using segmentation, programs are divided into independently addressed segments and stored in noncontiguous memory. Paging breaks a program into fixed-length pages.…

    • 7085 Words
    • 29 Pages
    Good Essays
  • Good Essays

    Nt1310 Unit 3 Os

    • 1341 Words
    • 6 Pages

    With multiple processors executing the same or different parts of the kernel, kernel tables and management structures must be managed properly to avoid data corruption or invalid operations.…

    • 1341 Words
    • 6 Pages
    Good Essays
  • Satisfactory Essays

    Is3350 Unit 4

    • 572 Words
    • 3 Pages

    * Discuss server types (Firewall, email, web, file, database, terminal services server) and selection requirement according to cost, purpose and operating system requirements. (P5)…

    • 572 Words
    • 3 Pages
    Satisfactory Essays
  • Better Essays

    The Datacenter Edition is optimized for large-scale virtualization; its license allows one server to run an unlimited number of Windows Server instances. The Web Edition is designed to be used only in Internet-facing web-serving environments. The Itanium Edition is optimized for the Intel Itanium processor 's native 64-bit processing and Explicitly Parallel Instruction Computing (EPIC) architecture [ (TechSoup, 2011) ].…

    • 1039 Words
    • 5 Pages
    Better Essays
  • Good Essays

    Riordan Sr-Rm-013

    • 722 Words
    • 3 Pages

    Sommer, R. (2009, July). An architecture for exploiting multi-core processors to parallelize network intrusion prevention..Concurrency & Computation: Practice & Experience, 21(10)…

    • 722 Words
    • 3 Pages
    Good Essays
  • Powerful Essays

    Websphere Portal Tuning Guide

    • 27527 Words
    • 111 Pages

    PERFORMANCE TUNING OVERVIEW ............................................................................................................... 2 Environment Considerations ................................................................................................................ 3 32-bit and 64-bit Considerations ....................................................................................................... 3 Hardware Multithreading (Hyper-Threading) ........................................................................................ 3 BASE PORTAL TUNING ................................................................................................................................. 4 Application Server Tuning ................................................................................................................... 5 JVM Initial and Maximum Heap Size…

    • 27527 Words
    • 111 Pages
    Powerful Essays
  • Good Essays

    Question 5 (15 points): Can a multithreaded solution using multiple user-level threads achieve better performance on a multiprocessor system than on a single processor system? Explain.…

    • 723 Words
    • 3 Pages
    Good Essays
  • Powerful Essays

    A recent trend in high performance computing (HPC) has been towards the use of parallel processing to solve computationally-intensive problems. Several parallel architectures, which offer corresponding increases in performance as the number of processors is increased, have been designed in the last few years. Nowadays, with the enormous transistor budgets of 45-nm and 32- nm technologies on a silicon die, it is feasible to place large CPU clusters on a single chip (System on Chip, SoC) allowing both large local memories and the high bandwidth of on-chip interconnection. Using this chip-scale multiprocessing, the number of processors on a chip may in the near future scale to dozens or hundreds, depending on their complexity. The basic requirement for building such a SoC turned out to be the low power consumption, in order that system parts could be close together and communication time would be thus minimized. For the same reason, the CPU cores should be simple and processing nodes should be interconnected as effectively as possible.…

    • 5296 Words
    • 22 Pages
    Powerful Essays
  • Good Essays

    Ch01 08essay Answers

    • 7620 Words
    • 34 Pages

    Facing numerous and possibly conflicting requests for resources, the operating system must decide how to allocate them to specific programs and users so that it can operate the computer system efficiently and fairly. Feedback: 1.1.2 2. Explain the purpose of an interrupt vector.…

    • 7620 Words
    • 34 Pages
    Good Essays
  • Good Essays

    In today’s world there is a new form of microprocessor called superscalar. In this several instructions can be initiated simultaneously and executed independently during the same clock cycle. The limitation of this feature is the handling of data dependencies. If not handled effectively, execution rate of more than one instruction per cycle is difficult to achieve. This case study uses multi bit scoreboard architecture to handle data conflicts for out of order execution and completion of instructions. The paper analyses the performance of the superscalar microprocessor by using two stimulation models which uses benchmark programs and one calculation model which uses queuing networks to derive the formula for data deficiencies from the peak performance.…

    • 1541 Words
    • 7 Pages
    Good Essays
  • Powerful Essays

    Parallel Computing

    • 3147 Words
    • 13 Pages

    Parallel computing is an efficient form of information processing which emphasizes the exploitation of concurrent events in the computing process. Concurrency implies parallelism, simultaneity and pipelining. Parallel events may occur in multiple resources during the same time interval; simultaneous events may occur at the same time instant; and pipelined events may occur in overlapped time spans. Parallel processing demands concurrent execution of many programs in the computer. It is a cost effective means to improve system performance through concurrent activities in the computer.…

    • 3147 Words
    • 13 Pages
    Powerful Essays
  • Powerful Essays

    In a lockstep execution, a particular vehicle mode should correspond to other vehicle modes or certain states of specific system functions or components. In a synchronous execution, vehicle modes and function/component states are synchronized frequently with each other. In an asynchronous execution, vehicle modes and function/component states work independently and have no demands on state agreement among each other. One effective architectural solution for regulating accesses to shared actuation and computation resources is to introduce arbitration servers. For example, Server- Based Scheduling [8] is a kind of share-driven scheduling scheme that allows the isolation of temporal aspect of applications and thereby promotes dynamic reconfiguration in regards to the management of shared resources (e.g., task and network…

    • 6716 Words
    • 27 Pages
    Powerful Essays
  • Better Essays

    ➢ Adv: One chip can run a range of programs. That 's why you don 't need separate computers for different jobs, such as crunching spreadsheets or editing digital photos…

    • 7887 Words
    • 32 Pages
    Better Essays
  • Satisfactory Essays

    Hana

    • 39990 Words
    • 160 Pages

    . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Parallel Processing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .13 Simplifying Applications. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14…

    • 39990 Words
    • 160 Pages
    Satisfactory Essays
  • Powerful Essays

    [2] http://www.cs.utah.edu/cmpmsi/papers09/paper1.pdf CMP-MSI: 3rd Workshop on Chip Multiprocessor Memory Systems and Interconnects held in conjunction with the 36th International Symposium on Computer Architecture, June 2009.…

    • 4952 Words
    • 20 Pages
    Powerful Essays