Preview

Vlsi Whatsup

Powerful Essays
Open Document
Open Document
4547 Words
Grammar
Grammar
Plagiarism
Plagiarism
Writing
Writing
Score
Score
Vlsi Whatsup
Lecture 0

VLSI Design
Introduction to the subject
Rajesh Ghongade VIIT

• Teaching Scheme
– Lectures: 3 Hrs/week – Practical: 2 Hrs/Week

• Examination Scheme
– Paper: 100 Marks – Practical: 50 Marks – Oral: 25 Marks

Unit-I
VHDL Modeling and Design Flow Introduction to VLSI: complete VLSI design flow (with reference to an EDA tool). Sequential, Data flow, and Structural Modeling. Functions. Procedures, attributes. Test benches, Synthesizable, and non synthesizable statements; packages and configurations Modeling in VHDL with examples of circuits such as counters, shift registers, bidirectional bus, etc.

Unit 2
FSM And Sequential Logic Principles Sequential Circuits, Meta-stability Synchronization, Design of Finite State Machines, and State minimization, FSM CASE STUDIES - Traffic Light control. Lift Control and UART STA and DTA

Unit 3
Programmable Logic Devices Introduction to the CPLDs, Study of architecture of CPLD. and Study of the Architecture of FPGA

Unit 4
System On Chip One, two phase clock, Clock distribution. Power distribution. Power optimization, SRC and DRC, Design validation, Global routing, Switch box routing. Off chip connections, I/O Architectures, Wire parasitics, EMI immune design. Study of memory-Basics of memory includes types of memory cells and memory architectures. Types of memory, based on architecture specific and application specific viz. SRAM, DRAM, SDRAM, FLASH, FIFO.

Unit 5
CMOS VLSI CMOS parasitics, equivalent circuit, body effect, Technology Scaling, A. parameter. Detail study of Inverter Characteristics, power dissipation, power delay product, CMOS combinational logic design and W/L calculations. Transmission gates, Introduction to CMOS layout.

Unit 6
Testability Need of Design for testability, Introduction to Fault Coverage, Testability. Design- forTestability, Controllability and Observability, Stuck-at Fault Model. Stuck-Open and Stuck-Short faults. Boundary Scan check. JTAG technology;

You May Also Find These Documents Helpful

  • Satisfactory Essays

    Quiz Comp Archi

    • 438 Words
    • 3 Pages

    10) Please describe the decoder circuit and working principle. Please describe the design flow of the control logic in a CPU.…

    • 438 Words
    • 3 Pages
    Satisfactory Essays
  • Satisfactory Essays

    Ece241 Project

    • 583 Words
    • 3 Pages

    Recommended Design Techniques for ECE241 Project Franjo Plavec Department of Electrical and Computer Engineering University of Toronto DISCLAIMER: The information contained in this document does NOT contain official grading policy. The information provided here is based on my personal experience with ECE241 course projects in the previous years. Its purpose is to warn you of some common mistakes and answer some common questions student in earlier years had. As grading policies and project requirements change from year to year, please consult course web site or your instructor for official policies. THIS DOCUMENT MAY CONTAIN SOME MISTAKES. I will do my best to point those mistakes to you if I discover any, but I cannot make any guarantees. All information in this document is MY PERSONAL PREFERRED WAY OF DOING VARIOUS TASKS RELATED TO HARDWARE DESIGN. It is by no means the only possible way to perform these tasks. Also, this document does not cover, nor does it attempt to cover all aspects of various problems discussed. Therefore, you should not make any implications on aspects of the problems not mentioned in this document. In other words, if the document states X, and you try to do Y, which is “very similar to X”, do not assume that statements this document makes for X necessarily hold for Y. CHECK YOUR ASSUMPTIONS against your textbook, course notes, your instructor’s and/or TA’s advice, compilation and simulation results from Quartus, and finally, common sense. Verilog and Quartus Issues When using Verilog for the first time in a real project, users are often tempted to use fancy features of the language to make their lives easier. Unfortunately, if one succumbs to those temptations, they usually make their lives harder. The main reason for that is that Verilog, the way it is used in ECE241 labs and the way Quartus II interprets it, is not a programming language. Verilog is a hardware description language, meaning that various blocks of code directly map into…

    • 583 Words
    • 3 Pages
    Satisfactory Essays
  • Good Essays

    You should therefore be able to identity the main component of the computer systems and the how these components are interconnected. The basic block of a functional computer components are logic circuits. The course has made you to acquire knowledge on how to construct different logic circuits given any inputs and corresponding expected…

    • 1545 Words
    • 7 Pages
    Good Essays
  • Powerful Essays

    Ee476 Course Notes

    • 4690 Words
    • 19 Pages

    These course notes were originally developed by me for EE476 in Fall 1996 at Washington State University (WSU). The material in these notes has been derived from several sources. These include Dr. Venu Gopinathan's course notes from Columbia University, Dr. David Rich's analog IC design course notes, Prof. Terri Fiez's EE476 course notes, and Prof. Paul Gray's EE240 lecture notes. Their contributions to these notes are gratefully acknowledged. Also a significant amount of the material is based on the Gray and Meyer textbook. Prof. George La Rue at WSU made a monumental effort in cleaning up and formatting the original hand written notes in MS-WORD. I thank him for this effort and for providing me with the formatted notes. This…

    • 4690 Words
    • 19 Pages
    Powerful Essays
  • Good Essays

    This document is intended to detail the document review process for RTL based designs done for ASIC based products. It will be enhanced over time to include additional features and concerns. The purpose of the design review is to make sure that the module is designed to be free from defects, meet the intended requirements, have proper architecture and implementation methods used. This design review process is also intended to insure that other team members understand the operation of the design. The design review should be done at the AFE date of the module.…

    • 924 Words
    • 4 Pages
    Good Essays
  • Satisfactory Essays

    Cmos Inverter

    • 1653 Words
    • 7 Pages

    We have studied how a transistor can be viewed as a switch (switchview) We have derived the I-V model for a transistor Now with this simple model, we analyze the “electrical” properties of a CMOS inverter Noise Margin Delay Power Two outcomes: Analysis ability Understand concepts (intuition)…

    • 1653 Words
    • 7 Pages
    Satisfactory Essays
  • Powerful Essays

    Abstract-The advent of dynamic CMOS logic, more precisely domino logic, made them widely used for the implementation of low power VLSI circuits. However, the main drawback of this logic is the non implementation of inverted logic. To implement the inverted logic, it is required to duplicate the logic circuit up to that part with inverted inputs. This obviously results the increase in area, delay as well as the power dissipation of the circuit. On the other hand, it is very simple to realize the circuit with both the inverted and non-inverted logic using pseudo NMOS implementation. In any transition either the pull up or pull down network is activated meaning the input capacitance of the inactive network loads the input. Moreover pmos transistors have poor mobility and must be sized larger to achieve comparable rising and falling delays further increasing input capacitance. In this paper, this problem is addressed with the realization of the circuit which requires the implementation of inverted logic using pseudo nmos logic. Pseudo NMOS and dynamic gates offer improved speed by removing the PMOS transistors from loading the input. To show the efficiency of the proposed model, a simple example like implementation of high fan-in NAND gate cascaded with AND gate is considered. With the comparison of all the three logics with a fixed fan-in of 7, 8 and 9 for both the gates, on an average 62.7% improvement is achieved in Power Delay Product (PDP), 10.4% improvement in area in terms of transistors using pseudo nmos logic implementation over static logic implementation and 65.64% improvement in PDP and 25.4% improvement in area over dynamic CMOSimplementation when designed in 180nm technology.…

    • 2594 Words
    • 11 Pages
    Powerful Essays
  • Better Essays

    Flip Flop Logic

    • 880 Words
    • 4 Pages

    * Synchronous sequential circuits - This type of system uses storage elements called flip-flops that are employed to change their binary value only at discrete instants of time. Sequential circuits have a clock signal as one of their inputs. All state transitions in such circuits occur only when the clock value is either 0 or 1 or happen at the rising or falling edges of the clock depending on the type of memory elements used in the circuit.…

    • 880 Words
    • 4 Pages
    Better Essays
  • Best Essays

    Briere, D., and Traverse, P. (1993): AIRBUS A320/A330/A340 Electrical Flight Controls: A Family of Fault-Tolerant Systems, Proc. of the 23rd International Symposium on Fault-Tolerant Computing FTCS-23, Toulouse, France, IEEE Press, June 1993.…

    • 4745 Words
    • 19 Pages
    Best Essays
  • Satisfactory Essays

    Module1 - Number systems and code. Number systems - Efficiency of number system, Decimal, Binary, Octal, Hexadecimalconversion from one to another- Binary addition, subtraction, multiplication and division, representation of signed numbers, addition and subtraction using 2’s complement and I’s complement. Binary codes - BCD code, Excess 3 code, Gray code, Alphanumeric code, Error detection codes, Error correcting code. Module II - Logic Gates and Boolean Algebra. Logic Gates - Basic logic gates- AND, OR, NOT, NAND, NOR, Exclusive OR, Exclusive NOR gates- Logic symbols, truth table and timing diagrams. Boolean Algebra - Basic laws and theorems , Boolean functions, truth table, minimization of boolean function using K map method, Realization using logic gates and universal gates. Module III - Combinational and Sequential Logic Circuits. Combinational circuits - Half adder, Full Adder, Parallel binary adder, Subtracter, Magnitude Comparator, Decoders, Encoders, Multiplexers, Demultiplexers, Parity bit generator, PLA. Sequential circuits - Flip Flops – RS, JK, T and D Flip Flops, Edge triggered Flip Flops, Master slave Flip Flops. Module IV - Registers and counters. Registers - Serial in serial out, Serial in Parallel out, Parallel in serial out, Parallel in Parallel out registers, Bidirectional shift registers, universal shift registers. Counters - Synchronous and asynchronous counters, UP/DOWN counters, Modulo-N Counters, Cascaded counter, Programmable counter, Counters using shift registers, application of counters. Module V - Introduction to computers. Basic components of a computer , I/O devices - Input and output devices, printers, Display devices, Scanners. Mother Board - components of mother board. Secondary storage devices Hard disk- components of hard disk, data storage in hard disk, disk geometry.CD Family, DVD.…

    • 325 Words
    • 2 Pages
    Satisfactory Essays
  • Powerful Essays

    The main aim of this project is to study and design Xilinx, SPI, Sparton, and Serial EEPROM operation and explain the sophisticated methodology.…

    • 1640 Words
    • 7 Pages
    Powerful Essays
  • Better Essays

    In [36], the authors have design new full adder that its baseline (for 1-bit full adder) requires 4 Memristors, 5 resistors, 13 switches and 4 drivers. This architecture is shown in figure 6.…

    • 1467 Words
    • 6 Pages
    Better Essays
  • Powerful Essays

    74hc595

    • 4338 Words
    • 18 Pages

    • The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications • The IC06 74HC/HCT/HCU/HCMOS Logic Package Information • The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines…

    • 4338 Words
    • 18 Pages
    Powerful Essays
  • Satisfactory Essays

    Vlsi Sample Codes

    • 325 Words
    • 2 Pages

    Source files for examples demonstrating the use of VHDL are in the /synopsys/syn/examples/vhdl directory. The examples are Moore Machine Mealy Machine Read–Only Memory (ROM) Waveform Generator Smart Waveform Generator Definable-Width Adder-Subtracter Count Zeros — Combinational Version Count Zeros — Sequential Version Soft Drink Machine — State Machine Version Soft Drink Machine — Count Nickels Version Carry-Lookahead Adder Serial-to-Parallel Converter — Counting Bits Serial-to-Parallel Converter — Shifting Bits Programmable Logic Array (PLA)…

    • 325 Words
    • 2 Pages
    Satisfactory Essays
  • Better Essays

    Logic Tester

    • 8032 Words
    • 33 Pages

    This project is more demanding, since it requires the design of a printed circuit board (PCB) using the CAD package, Proteus, on the PCs. The PCB is then used in the construction and testing of the logic tester. Student will work in pairs for this project.…

    • 8032 Words
    • 33 Pages
    Better Essays