Preview

Ece 585 Project 2 Spring 13 Ver1 Simulation of Cpu, Cache, Bus, and Memory Datapath

Good Essays
Open Document
Open Document
1082 Words
Grammar
Grammar
Plagiarism
Plagiarism
Writing
Writing
Score
Score
Ece 585 Project 2 Spring 13 Ver1 Simulation of Cpu, Cache, Bus, and Memory Datapath
ECE 585 Project 2 Spring 13 ver1 Simulation of CPU, Cache, Bus, and Memory Datapath

1. INTRODUCTION Project 2 is due Thurs Apr 11 EOD. You may work as groups of up to two. Submit your report to the Project 2 folder in the Electronic Black Board for the course. NO OTHE FORM OF SUBMISSION OR LATE SUBMISSIONS WILL BE ACCEPTED. In this project, you will simulate a CPU, cache, bus, and memory complex for a set of instructions with emphasis on the cache operation. The overall block diagram is shown in Figure 1. Bus

Cache

Memory

CPU

Figure 1: Overall Block Diagram The goal of this project is to provide you with a more practical hands-on approach to computer architecture design problems. The processor complex you will be designing is a 32-bit version of the MIPS processor; however, the instruction set will be a small subset of the actual MIPS ISA. You should implement the end to end operation of the complex utilizing the VHDL hardware descriptive language. You may use any constructs within the VHDL language, however, the design must be of your own. Copying of any form from any other student or any internal or external sources is illegal and will not be accepted. The processor supports the three instruction formats: R-format, I-format, and J-format as described in the text book and lectures. Table I Summarizes the core set of instructions for your ISA. The memory is assumed to be byte addressable and each word is 32 bits.

Table I: Core MIPS Instruction Set to be Designed (with example) OpCode [31 : 26] 100011 101011 000000 000100 Function Field [5 : 0] --100000 -Instruction lw sw add beq (Custom set) Operation lw $s1, 200($t3) sw $s3, 100($t4) add $s3, $t3, $t2 beq $s5, $t6, 400

The total set you need to design is the core set as above + a custom set designated for you as follows. Student ID ending in: 1. BNE, LUI 2. NOR, SLL 3. ADDI, LUI 4. BNE, LUI 5. NOR, LUI 6. ANDI, JR 7. BNE, LUI 8. NOR, LUI 9. ANDI, JR 0. ADDI, LUI

2. Implementation Details

You May Also Find These Documents Helpful

  • Satisfactory Essays

    SD1230 Lab 1

    • 239 Words
    • 2 Pages

    2. What type of instruction is used to execute different code based on a condition? -Jumps…

    • 239 Words
    • 2 Pages
    Satisfactory Essays
  • Powerful Essays

    Microsoft, (2006), Knowledge base article 99588, Hardware abstraction layer (HAL), Retrieved July 21, 2007 from: http://support.microsoft.com/kb/99588…

    • 2709 Words
    • 11 Pages
    Powerful Essays
  • Powerful Essays

    En1320 Unit 1 Research Paper 1

    • 27742 Words
    • 111 Pages

    write back the result to memory. The complete assembly program to compute the value of…

    • 27742 Words
    • 111 Pages
    Powerful Essays
  • Powerful Essays

    2. For direct-mapped cache, a main memory address is viewed as consisting of three fields. List and define the three fields.…

    • 1721 Words
    • 7 Pages
    Powerful Essays
  • Powerful Essays

    Loftus, E.F. (2002). Memory faults and fixes. Issues in Science and Technology, 18 (4), 41-50.…

    • 2572 Words
    • 8 Pages
    Powerful Essays
  • Satisfactory Essays

    Explain the difference of “reg to mem”, “mem to reg” and “mem to mem” ISAs.…

    • 348 Words
    • 2 Pages
    Satisfactory Essays
  • Satisfactory Essays

    porple

    • 274 Words
    • 2 Pages

    Resources: University of Phoenix Material: Input, Processing and Output Devices and University of Phoenix Hardware Simulator…

    • 274 Words
    • 2 Pages
    Satisfactory Essays
  • Powerful Essays

    Analyze the schedule that the authors used to test the applications using a distributed architecture.…

    • 1554 Words
    • 7 Pages
    Powerful Essays
  • Powerful Essays

    SIMD Architecture

    • 2761 Words
    • 12 Pages

    SIMD represents one of the earliest styles of parallel processing. The term SIMD stands for “Single-Instruction Multiple-Data,” The same instruction is executed by multiple processor using different data streams. Each processor has its own data memory, but there is single instruction memory and control processor, which fetches and dispatches instructions. SIMD aptly encapsulates the…

    • 2761 Words
    • 12 Pages
    Powerful Essays
  • Satisfactory Essays

    Coding of design behaviour and architecture is one of the most important steps in the whole chip design project. It has major impact on logic synthesis and routing results, timing robustness, verifiability, testability and even product support. The VHDL Coding Guidelines help chip and macro development teams to rapidly understand each other's code. Macro based designs integrate easier, if these common coding styles are followed. This also applies to externally developed softcores. Codes will not need modification if simulator, synthesis tool or technology is exchanged. Code invariance wrt. Synthesis tool is given in case of a similar VHDL synthesis subset. Code invariance wrt. technology is given in case of similar performance and cell set. In addition the given guidelines enable high synthesis quality and simulation performance. The VHDL Coding Guidelines need continuous adaptation according to new tool properties and new upcoming methodologies. Please participate in this process with your design know-how. Direct your contributions and related questions to the SC Highway Frontend Hotline (hwfe@hl.siemens.de, tel.: 24666). Contribute rules for VHDL coding, that turned out to prevent errors in the downstream flow, or recommendations, that alleviate further design, re-use or maintenance. The VHDL Coding Guidelines may be passed to sub-contractors or cooperation partners. Ideally their coding works should comply to these guidelines, enabling rapid and safe integration with internally developed modules. Reading of the VHDL Coding Guidelines is most efficient at the beginning of a chip-design-project. Furthermore "Early Code Review" should be considered in a very early phase of VHDL coding as a training measure. Up to now every designer is…

    • 4411 Words
    • 18 Pages
    Satisfactory Essays
  • Powerful Essays

    Parallel Computing

    • 6678 Words
    • 27 Pages

    This tutorial covers the very basics of parallel computing, and is intended for someone who is just becoming acquainted with the subject. It begins with a brief overview, including concepts and terminology associated with parallel computing. The topics of parallel memory architectures and programming models are then explored. These topics are followed by a discussion on a number of issues related to designing parallel programs. The tutorial concludes with several examples of how to parallelize simple serial programs.…

    • 6678 Words
    • 27 Pages
    Powerful Essays
  • Powerful Essays

    1.0 Objectives 1.1 Introduction 1.2 Operating System 1.2.1 Definition of operating system 1.2.2 Functions of Operating System 1.2.3 Operating System as User Interface 1.3 I/O System Management 1.4 Assembler 1.5 Compiler 1.6 Loader 1.7 History of Operating System 1.8 Summary 1.9 Model Question…

    • 10327 Words
    • 42 Pages
    Powerful Essays
  • Satisfactory Essays

    2- Student can choose to be identified by name on schedule or by some of other identified…

    • 829 Words
    • 4 Pages
    Satisfactory Essays
  • Good Essays

    Hnd & Contents

    • 3673 Words
    • 15 Pages

    Solihull College: HND Computing & Systems Development (Edexcel) Programme Specification July 2012 Page 1 of 13…

    • 3673 Words
    • 15 Pages
    Good Essays
  • Better Essays

    Kaufmann, 2011. [9] M. A. Fox and N. Hackerman, Evaluating and Improving Undergraduate Teaching in Science, Technology, Engineering, and Mathematics, National Academies Press, 2003. [10] O. A. S. R. . H. S. . M. and A. R. K. , "Simulators as a Teaching Aid for Computer Architecture and Organization," in 4th International Conference on Intelligent Human-Machine Systems and Cybernetics, 2012. [11] D. P. A. S. M. P. F. F. and V. C. , "Supporting Undergraduate Computer Architecture Students Using a Visual MIPS64 CPU Simulator," in IEEE TRANSACTIONS ON EDUCATION, VOL. 55, NO. 3, 2012.…

    • 2907 Words
    • 12 Pages
    Better Essays

Related Topics