Preview

Microproceesor Based Systems

Satisfactory Essays
Open Document
Open Document
439 Words
Grammar
Grammar
Plagiarism
Plagiarism
Writing
Writing
Score
Score
Microproceesor Based Systems
Q29
Which of the following baud rates are supported by the BIOS of 486/Pentium PCs? (a) 4800 (b) 3600 (c) 9600 (d) 1800 (e) 1200 (f) 19200
Q30
What is the role played by Timer 1 in serial communication?
Q31
Which mode of the timer is used for baud rated programming?
Q32
What is the role of the SBUP register in serial data transfer?

Q33
What is the function of the SUBF register?
Q34
What is the role of the SCON register in serial data transfer?
Q35
Which are the important functions specified in the SOCN register?
Q36
For XTAL = 11.0592 MHz, find the TH1 value (in both decimal and hex) for each of the following baud rates. (a) 9600 -3 (b) 4800 -6 (c) 1200 -24 (d) 300 -96 (e) 150 -192
Q38
Write an 8051 program to transfer serially the letter “Z” continuously at a 1200 baud rate.
Q39
Write an 8051 program to transfer serially the message “The earth is but one country and mankind its citizens” continuously at a 57600 baud rate.
Q40
Under what conditions are the TI and RI bits raised?
Q41
Write a program to transfer the numbers 1 to 9 serially.
Q42
To which register do RI and TI belong? Is that register bit-addressable?
Q43
What is indicated by the REN bit of the SCON register?
Q44
In a given situation we cannot accept reception of any serial data. How do you block such a reception with a single instruction?
Q45
To which register does the SMOD bit belong? State its role in the rate of data transfer.
Q46
Is the SMOD bit high or low when the 8051 is powered up?
In the following questions the baud rates are not compatible with the COM ports of the PC (X86 IBM/ compatible).
Q47
Find the baud rate for the following if XTAL = 16MHz and SMOD=0 (a) MOV TH1,#-10 (b) MOV TH1,#-25 (c) MOV TH1,#-200 (d) MOV TH1,#-180
Q48
For a XTAL of frequency 22MHz, what is the baud rate if TH1 is loaded with -10?
Q49
(a) MOV TH1,#-10 (b) MOV TH1,#-25 (c) MOV TH1,#-200

You May Also Find These Documents Helpful

  • Satisfactory Essays

    = z) return true; else return false; } Problem 5 a. Output: 720 b. Output: 0 c. Output: 71 d. Output: 362880 Problem 6 a. Output: “Take Programming I.” b. Output:…

    • 188 Words
    • 1 Page
    Satisfactory Essays
  • Satisfactory Essays

    7. What is the transfer speed of an IDE interface using the ATA-7 standard? 133 MB…

    • 398 Words
    • 2 Pages
    Satisfactory Essays
  • Satisfactory Essays

    DAT Study Guide

    • 734 Words
    • 3 Pages

    1 50 MV.LSPADKT NVKAAWGKVG AHAGEYGAEA LERMFLSFPT TKTYFPHF.D MVHLTPEEKS AVTALWGKVN ..VDEVGGEA LGRLLVVYPW TQRLFESFGD MVHLTPEEKT AVNALWGKVN ..VDAVGGEA LGRLLVVYPW TQRFFESFGD…

    • 734 Words
    • 3 Pages
    Satisfactory Essays
  • Powerful Essays

    transmission rates of 51.84 Mbps. Therefore, the hierarchy starts with data rates of close to T3…

    • 1421 Words
    • 6 Pages
    Powerful Essays
  • Better Essays

    Nt1310 Unit 1 Assignment

    • 1994 Words
    • 8 Pages

    3. Add 48 decimal to 51 decimal using the binary arithmetic; Give the answer in decimal.…

    • 1994 Words
    • 8 Pages
    Better Essays
  • Satisfactory Essays

    DCN286 Notes

    • 1111 Words
    • 5 Pages

    Bits Per Second  Amount of data sent in a unit of time (per second)…

    • 1111 Words
    • 5 Pages
    Satisfactory Essays
  • Good Essays

    13. The input data to a DPSK transmitter is 1 1 0 1. Determine the DPSK digital data stream and the DPSK RF output. 00100000…

    • 837 Words
    • 3 Pages
    Good Essays
  • Good Essays

    Out of Band Signalling

    • 389 Words
    • 2 Pages

    The use of alternate OOB signal content may lead to backwards incompatibility with Gen1 Phys designed to previous Serial ATA specification versions. Interoperability issues with Gen1 Phys designed to the earlier SATA specification arising from the use of alternate OOB signal content are the sole responsibility of the Phy transmitting this alternate content.…

    • 389 Words
    • 2 Pages
    Good Essays
  • Good Essays

    2 12  10.4 ( )  32.5KHz (10  103 )(820  10 12 ) 12…

    • 975 Words
    • 4 Pages
    Good Essays
  • Good Essays

    Noise on Analog

    • 1368 Words
    • 6 Pages

    Figure 1.1 illustrates discrete data transmission, which is the transmission of one message from a finite…

    • 1368 Words
    • 6 Pages
    Good Essays
  • Satisfactory Essays

    * The status register, SR, with nine of its bits implemented for status and control flags.…

    • 567 Words
    • 3 Pages
    Satisfactory Essays
  • Good Essays

    Uart

    • 1427 Words
    • 6 Pages

    Universal asynchronous receiver and transmitter (UART) is a circuit that sends parallel data through a serial line. UARTs are frequently used in conjunction with the EIA (Electronic Industries Alliance) RS-232 standard, which specifies the electrical, mechanical, functional, and procedural characteristics of two data communication equipment. Because the voltage level defined in RS-232 is different from that of FPGA I/O, a voltage converter chip is needed between a serial port and an FF’GA’s IiO pins. The S3 board has a RS-232 port with the standard nine-pin connector. The board contains the necessary voltage converter chip and configures the various RS-232’s control signals to automatically generate acknowledgment for the PC’s serial port. A standard straightthrough serial cable can be used to connect the S3 board and PC’s serial port. The S3 board basically handles the RS-232 standard and we only need to concentrate on the design of the UART circuit. A UART includes a transmitter and a receiver. The transmitter is essentially a special shift register that loads data in parallel and then shifts it out bit by bit at a specific rate. The receiver, on the other hand, shifts in data bit by bit and then reassembles the data. The serial line is ’ 1’ when it is idle. The transmission starts with a start bit, which is ’O’, followed by data bits and an optional parity bit, and ends with stop bits, which are ’1’. The number of data bits can be 6,7, or 8. The optional parity bit is used for error detection. For odd parity, it is set to ’0’ when the data bits have an odd number of 1’s. For even parity, it is set to ’0’ when the data bits have an even number of 1’s. The number of stop bits can be 1, 1.5, or 2.…

    • 1427 Words
    • 6 Pages
    Good Essays
  • Satisfactory Essays

    embedded

    • 1074 Words
    • 5 Pages

    o The high order byte is taken to be $00. This is how you access the…

    • 1074 Words
    • 5 Pages
    Satisfactory Essays
  • Good Essays

    Digital data transmission can occur in two basic modes: serial or parallel. Data within a computer system is transmitted via parallel mode on buses with the width of the parallel bus matched to the word size of the computer system. Data between computer systems is usually transmitted in bit serial mode . Consequently, it is necessary to make a parallel-to-serial conversion at a computer interface when sending data from a computer system into a network and a serial-to-parallel conversion at a computer interface when receiving information from a network. The type of transmission mode used may also depend upon distance and required data rate.…

    • 2646 Words
    • 11 Pages
    Good Essays
  • Satisfactory Essays

    The messages to be send is transform into a form of words, letters, or graphs for transmission. This called the encoding and the receiver should be able to decode the message and understand the contents. The language used is very important for the receiver to understand the meaning of the message quickly and easily.…

    • 417 Words
    • 2 Pages
    Satisfactory Essays